Skip to content
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Book #1

Open
muhammadtalhasami opened this issue Jun 6, 2024 · 0 comments
Open

Book #1

muhammadtalhasami opened this issue Jun 6, 2024 · 0 comments

Comments

@muhammadtalhasami
Copy link

Hi Erick I have a small gift for you. If you like to learn about the system verilog, VHDL & Risc-V assembly then there are a links which can help you.
Link 1 Sarah Harris & David Harris Digital Design and Computer Architecture
Link 2 Learning Journey how to write system verilog testbench in C++ using Verilator tool
Book:-
https://github.com/muhammadtalhasami/sv_verilator/tree/main/Book

Verilator:-
https://github.com/muhammadtalhasami/sv_verilator

I hope you will like this small gift 🎁😊

Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment
Labels
None yet
Projects
None yet
Development

No branches or pull requests

1 participant